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Abstract—Shifting computing architectures from von Neu-
mann to event-based spiking neural networks (SNNs) uncovers
new opportunities for low-power processing of sensory data in ap-
plications such as vision or sensorimotor control. Exploring roads
toward cognitive SNNs requires the design of compact, low-power
and versatile experimentation platforms with the key requirement
of online learning in order to adapt and learn new features in
uncontrolled environments. However, embedding online learning
in SNNs is currently hindered by high incurred complexity and
area overheads. In this work, we present ODIN, a 0.086-mm2 64k-
synapse 256-neuron online-learning digital spiking neuromorphic
processor in 28nm FDSOI CMOS achieving a minimum energy
per synaptic operation (SOP) of 12.7pJ. It leverages an efficient
implementation of the spike-driven synaptic plasticity (SDSP)
learning rule for high-density embedded online learning with
only 0.68µm2 per 4-bit synapse. Neurons can be independently
configured as a standard leaky integrate-and-fire (LIF) model
or as a custom phenomenological model that emulates the 20
Izhikevich behaviors found in biological spiking neurons. Using
a single presentation of 6k 16×16 MNIST training images to
a single-layer fully-connected 10-neuron network with on-chip
SDSP-based learning, ODIN achieves a classification accuracy of
84.5% while consuming only 15nJ/inference at 0.55V using rank
order coding. ODIN thus enables further developments toward
cognitive neuromorphic devices for low-power, adaptive and low-
cost processing.
Index Terms—Neuromorphic engineering, spiking neural net-
works, synaptic plasticity, online learning, Izhikevich behaviors,
phenomenological modeling, event-based processing, CMOS dig-
ital integrated circuits, low-power design.
I. INTRODUCTION
WHILE a massive deployment of the Internet-of-Things(IoT) paradigm within the upcoming years sets strin-
gent requirements for autonomous smart sensors design [1],
the end of Moore’s law [2] calls for new computing architec-
tures that can accommodate severe cost and power reduction
constraints. In radical contrast with current von Neumann
processing architectures, biological brains appear to have an
unmatched performance-resource tradeoff [3]: for example,
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the bee brain has close to 1 million neurons and a power
consumption around 10µW, yet it is capable of complex
behaviors such as sequence and pattern learning, navigation,
planning and anticipation, while exhibiting a learning speed
outperforming human infants [4], [5]. Therefore, in order
to bring silicon information processing devices closer to the
efficiency of biological brains, the field of neuromorphic engi-
neering addresses the study and design of bio-inspired systems
following a paradigm shift along two axes. The first axis
is linked to computation organization: biological neural net-
works feature co-located processing (i.e. neurons) and memory
(i.e. synapses) with massively-parallel data handling [6]. The
second axis is linked to information representation: biological
neural networks process information in the time domain, using
spikes to encode data. Information processing is entirely event-
driven, leading to sparse low-power computation [5].
This two-fold paradigm shift could lead to new bio-inspired
and power-efficient neuromorphic computing devices, whose
sparse event-driven data acquisition and processing appear to
be particularly suited for distributed autonomous smart sensors
for the IoT relying on energy harvesting [1], [3], closed
sensorimotor loops for autonomous embedded systems and
robots with strict battery requirements [7], [8], brain-machine
interfaces [9], [10] and neuroscience experimentation or bio-
hybrid platforms [11], [12]. However, despite recent advances
in neuroscience, detailed understanding of the computing and
operating principles of the brain is still out of reach [13]. This
highlights the need for efficient experimentation platforms
with high versatility in neuronal behaviors [14] and online
learning with synaptic plasticity [15] to explore brain-like
computation toward efficient event-based SNN processors. A
software approach has been proposed in [16] with SpiNNaker
for large-scale neural network simulation, but high flexibility
is achieved at the expense of limited power and area effi-
ciencies. Similar conclusions hold for FPGA-based approaches
(e.g., [17]–[20]). Therefore, the challenge of low-power low-
area large-scale integration of biophysically-accurate neuro-
morphic SNN devices needs to be overcome [21].
The first design approach for neuromorphic devices ap-
peared in the late 1980s and exploited direct emulation of
the brain ion channels dynamics with the MOS transistor
operated in subthreshold regime [22], an approach still popular
today for SNNs (e.g., ROLLS [23] and DYNAPs [24]). While
subthreshold analog approaches emulate the brain dynam-
ics with biological time constant for real-time sensorimotor
control, above-threshold analog approaches allow simulating
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neurons with acceleration factors of up to 100,000 for fast pro-
cessing (e.g., BrainScaleS [25]). A switched-capacitor analog
implementation has also been proposed to ease robust analog
design in deep submicron technologies [26], [27]. However,
in order to fully leverage technology scaling, several research
groups recently started designing digital SNNs (e.g., Seo et al.
in [28], Kim et al. in [29], IBM with TrueNorth [30] and Intel
with Loihi [31]). Digital designs have a shorter design cycle,
low sensitivity to noise, process-voltage-temperature (PVT)
variations and mismatch, and suppress the need to generate
bias currents and voltages. Depending on their implementa-
tion, digital SNNs can span biological to accelerated time
constants and exhibit one-to-one correspondence between the
fabricated hardware and the software model.
The implementation of resource-efficient biophysically-
accurate and versatile digital SNNs is still an open challenge as
emulation of the brain dynamics requires the implementation
of high-complexity neuron and synapse models. Indeed, two
key ingredients are required. First, event-driven embedded on-
line learning allows low-power autonomous agents to adapt in
real time to new features in uncontrolled environments, where
limited training data is presented on-the-fly to the network.
These requirements cannot be met by conventional offline
learning techniques in backpropagation-based artificial neural
networks (ANNs) as they rely on repeated presentations of
extensive training data. As the biological fan-in is on the order
of 100 to 10,000 synapses per neuron, embedding locally an
online learning rule such as spike-timing-dependent plasticity
(STDP) [32] or spike-driven synaptic plasticity (SDSP) [33] in
each single synapse is challenging [34]. Memristors promise
new records, but high-yield co-integration with CMOS is still
to be demonstrated [35], [36]. Second, the widespread leaky
integrate-and-fire (LIF) neuron model has been shown to lack
the essential behavior repertoire necessary to explore the com-
putational properties of large neural networks [37]. In contrast,
implementing biophysically-accurate models (e.g., Hodgkin-
Huxley [38], Izhikevich [39] or adaptive-exponential [40])
requires digital SNNs to solve coupled non-linear differential
equations and to update all neuron states at each integra-
tion timestep. Therefore, in this work, we propose ODIN,
an online-learning digital spiking neuromorphic processor in
28nm FDSOI CMOS. It comprises 256 neurons and 64k
synapses and embeds SDSP online learning at a high density
with only 0.68µm2 per synapse. Neurons can be programmed
to emulate all the 20 Izhikevich behaviors found in biological
spiking neurons [14] using a custom phenomenological model
that is entirely event-driven and does not require a neuron
update at each timestep. ODIN occupies only 0.086mm2 and
consumes a minimum energy per synaptic operation (SOP) of
12.7pJ at 0.55V. Using a single presentation of 6k 16×16-
pixel training images from the MNIST dataset of handwritten
digits [41], a single-layer fully-connected 10-neuron network
with on-chip SDSP-based learning achieves a classification
accuracy of 84.5% with only 15nJ per inference using rank
order coding.
The remainder of the paper is structured as follows. First,
the design of ODIN is described in Section II, with architecture
and implementation details on the event-based addressing
…
…
…
…
…
…
… … … … … …
A
ER
 O
U
TP
U
T
(e
ve
n
ts
 +
 m
o
n
it
o
ri
n
g)
log2N
REQ
ACK
ADDR
AER INPUT
1+2log2N
ADDR
…
Equivalent time-multiplexed crossbar
5
2
1
4
3
Controller
5    Bistability time reference event
3    Virtual synapse event
1    Neuron spike event
4    Neuron time reference event
2    Single-synapse event
REQ ACK
Online-learning synapse
Neuron (LIF or phenom. Izhikevich)
N axons
N
 d
en
d
rites
Fig. 1. Equivalent N-neuron N2-synapse time-multiplexed crossbar architec-
ture. Input AER addresses cover neuron, single-synapse, virtual synapse and
time reference events for neurons and synaptic bistability.
scheme, the online-learning synapse, the phenomenological
neuron model and the internal event scheduler. Second, speci-
fications and measurement results are presented in Section III
with a comparison on MNIST of two learning strategies:
on-chip and online with SDSP or off-chip and offline with
stochastic gradient descent. Finally, these results are discussed
and compared with the state of the art in Section IV, before
summarizing concluding remarks in Section V.
II. ARCHITECTURE AND IMPLEMENTATION
The crossbar architecture implemented in the ODIN SNN
is shown in Fig. 1. In order to minimize the silicon area
by leveraging the high-speed operation of digital logic, a
time multiplexing approach is followed in which neurons and
synapses are updated in a sequential manner, not in parallel.
The individual states of N neurons and N2 synapses are
stored in on-chip SRAMs, a controller handles the neuron and
synapse updates to emulate a N×N crossbar, where each of
the N neurons thus has a fan-in of N online-learning synapses.
Input and output events at the chip level are handled through
address-event representation (AER) buses, a popular four-
phase handshake communication scheme, which is the de facto
standard for SNNs [42], [43]. As ODIN is implemented using
a synchronous digital implementation flow (Section III), in
order for the AER to be used in an asynchronous fashion, a
double-latching synchronization barrier has been placed on the
REQ and ACK lines of the input and output AER interfaces,
respectively, to limit metastability issues. In order to increase
versatility in experimentation and testing of the ODIN SNN,
the input AER bus is extended in order to represent a wide
variety of event types.
1) Neuron spike event – It is the standard operation of
ODIN, which can be triggered externally from the input
AER interface or internally from the embedded neurons.
If the log2N-bit address of a source neuron i is received
over AER, all N neurons of ODIN will be updated with
the synaptic weight found at synapse i in their respective
N-synapse dendritic tree: each neuron spike event thus
leads to N SOPs. An SDSP weight update will also be
applied to these synapses (Section II-A).
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Fig. 2. Block diagram of the ODIN online-learning digital spiking neuromor-
phic processor, which implements the architecture shown in Fig. 1 for N=256
neurons.
2) Single-synapse event – Two log2N-bit addresses are
provided in the ADDR field of the input AER interface:
the address of a source neuron i and the address of a
destination neuron j. This event is handled similarly
to an AER neuron spike event, but only the neuron j
of ODIN will be updated, together with a single SDSP
weight update to synapse i of neuron j.
3) Virtual synapse event – The log2N-bit address of a target
neuron j of ODIN and a fixed weight value are provided
in the ADDR field, no synapse of ODIN is read nor
updated.
4) Neuron time reference event – A specific address is
used to provide an external time reference event to
all neurons, which defines the time constant of the
Izhikevich behaviors of the phenomenological neuron
model (Section II-B).
5) Bistability time reference event – A specific address
is used to trigger the bistability mechanism of all
synapses (Section II-A).
Therefore, in order to represent these five event types
with all neuron, synapse and specific time reference control
addresses, the input AER bus needs an ADDR field width of
1+2log2N bits (Fig. 1).
Two operation modes can be chosen for the log2N-bit output
AER bus. The first one is the standard operation mode in
which, as soon as one of the N neurons emits an output
spike event, the source neuron address is transmitted on the
log2N-bit ADDR field of the AER output. The second one is
a non-standard operation mode for monitoring purposes of a
specific neuron or synapse, AER events containing state data
are generated. The target neuron and synapse addresses to be
monitored are configurable.
Fig. 2 gives a block diagram overview of the ODIN SNN,
which implements the crossbar architecture presented in Fig. 1
for N=256 neurons. The individual states and parameters of
the 256 neurons and 64k synapses are respectively stored
1 neuron spike event (from 8-bit source neuron address i)
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Fig. 3. Timing diagram of ODIN for a neuron spike event from 8-bit source
neuron address i, leading to 256 SOPs. Each SOP lasts two clock cycles. First,
the current state of a destination neuron with 8-bit address j is retrieved.
Second, the current state of neuron j and the associated synaptic weight
corresponding to the source neuron i are provided to the neuron update logic,
the updated state of neuron j is then written back to the neuron memory. As
ODIN has 4-bit synapses and the chosen synapse SRAM has 32-bit words for
density purposes, read and write operations to the synapse memory handle 8
synapses at a time in order to minimize memory accesses. The SDSP update
logic takes information from the Calcium variable and membrane potential of
the destination neurons in order to update the associated synaptic weights.
in 4kB and 32kB high-density single-port foundry SRAMs
while a global controller manages time multiplexing of the
synapse and neuron update logic (Sections II-A and II-B), the
associated timing diagram is shown in Fig. 3. All SNN-level
control registers as well as individual neuron and synapse
states and parameters can be read and written through a
conventional SPI bus, while input and output events at the
chip level are handled through AER buses. Finally, a scheduler
based on rotating FIFOs (Section II-C) arbitrates and orders
external and internally-generated events, including bursts of
spikes induced by Izhikevich bursting behaviors.
A. Synapse array
In order to embed online learning in each synapse of the
256×256 crossbar array, an efficient digital implementation
of a learning rule is required. Representations of the STDP
learning rule with the digital approximation proposed by
Cassidy et al. [44] and of the SDSP learning rule proposed by
Brader et al. [33] are illustrated in Figs. 4a and 4b, respec-
tively. While the STDP learning rule relies on the relative pre-
and post-synaptic spike times tpre and tpost, the SDSP learning
rule induces an update each time a pre-synaptic spike occurs.
The conditions of SDSP for synaptic weight increment (i.e.
∆w = +1) and decrement (i.e. ∆w = −1) follow Eq. (1)
and depend only on the state of the post-synaptic neuron
at the time of the pre-synaptic spike, i.e. the value of the
membrane potential Vmem (compared to threshold θm) and of
the Calcium concentration Ca (compared to thresholds θ1, θ2
and θ3), where the Calcium concentration represents an image
of the post-synaptic firing activity (Section II-B). Therefore,
all necessary SDSP computations are offloaded to neurons
and do not need to be replicated inside each synapse, leading
to substantial resource and area savings compared to STDP.
Performance of STDP and SDSP learning rules is similar,
while thresholds on Calcium concentration in SDSP result
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in an embedded overfitting prevention mechanism, referred
to as stop-learning conditions by Brader et al. [33]. Detailed
explanations and quantitative results comparing digital STDP
and SDSP implementations can be found in [34].{
w → w + 1 if Vmem(tpre) ≥ θm, θ1 ≤ Ca(tpre) < θ3
w → w − 1 if Vmem(tpre) < θm, θ1 ≤ Ca(tpre) < θ2
(1)
Each synapse of ODIN consists of a weight and 1 bit of
mapping table to enable or disable online learning locally. A
3-bit resolution was chosen for the weight in order to obtain
a resolution similar to the one presented by Brader et al.
in [33], which results in a 4-bit synapse including the weight
and the mapping table bit. All thresholds θm, θ1, θ2 and
θ3 of each neuron can be individually programmed through
SPI (Section II-B). We implemented a time-multiplexed ver-
sion of the digital standalone SDSP synapse that we previously
proposed in [34] (Fig. 5). The up and down signals, coming
from the SDSP registers shown in Fig. 2, represent the
increment/decrement conditions of SDSP updates in Eq. (1).
The controller provides control signals conditionally enabling
the updates: spk_pre is linked to incoming pre-synaptic
spikes and bistability is associated to bistability time
reference events received externally through specific AER
events. The bistability mechanism is optional: each time a
bistability time reference event is received, if the current
synaptic weight is above (resp. below) half its dynamic,
it increments (resp. decrements) toward a high (resp. low)
state. Bistability prevents undesired fluctuations in the case of
spontaneous network activity and supports the SDSP stochastic
selection mechanism for long-term potentiation (LTP) and
long-term depression (LTD) with Poisson-distributed network
activities [33], [34]. Each synaptic operation (SOP) in ODIN
takes two clock cycles, as shown in Fig. 3.
The time-multiplexed SDSP learning rule is compatible with
standard foundry SRAMs in order to store the synaptic states,
as opposed to the digital time-multiplexed probabilistic STDP
synapse proposed by Seo et al. in [28], which requires a cus-
tom dual-port SRAM with row and column accesses. Beyond
design time savings, single-port foundry SRAMs benefit from
pushed rules for foundry bitcells and avoid the area overhead
of custom SRAM designs, which use DRC rules for logic [45].
This efficient time-multiplexed digital SDSP learning rule is
implemented at high density: each 4-bit synapse of ODIN
embeds online learning and occupies only 0.68µm2, taking
into account the synapse SRAM area, the SDSP update logic
and the addition of a Calcium variable into the neurons.
B. Neuron array
In order to leverage spike-based processing, time must be
included into computation [46]. As the standard LIF neuron
model only behaves like an integrator, it lacks the ability
and behavior repertoire to efficiently compute using temporal
information [37]. Therefore, beyond the rate code which is
popular due to its simplicity but has an inefficient spike
use, behavior versatility is crucial to explore other codes that
encode higher amounts of data bits per spike by leverag-
ing time, such as the timing code or the synchrony-based
code [47], [48]. The 20 Izhikevich behaviors of biological
spiking neurons [14], offer a variety of ways to capture time
into computation. For example, phasic spiking captures the
stimulation onset [14] and could be useful for the synchrony-
based code in which neurons are allowed to emit a single
spike [47]. Spike frequency adaptation is useful to encode
time since stimulation onset [14], while both spike frequency
adaptation and threshold variability can be used to implement
forms of homeostatic plasticity, which allows stabilizing the
global network activity [31], [49]. Spike latency can emulate
axonal delays, which are useful to induce temporal dynamics
in SNNs and to enhance neural synchrony [50], while resonant
behaviors allow selectively responding to specific frequencies
and spike time intervals, thus enabling the timing code.
ODIN comprises two neuron models (Fig. 2): each of the
256 neurons of ODIN can be individually chosen between a
standard 8-bit LIF neuron model and a custom phenomeno-
logical model of the 20 Izhikevich behaviors. As the neurons
are time-multiplexed and their states and parameters are stored
in a standard single-port SRAM, the use of the combinational
update logic of the LIF model or of the phenomenological
model is determined by a neuron parameter bit. Both neu-
ron models are extended with a 3-bit Calcium variable and
associated Calcium threshold parameters to enable synaptic
SDSP online learning (Section II-A). As soon as one neuron
spikes, the value of its Calcium variable is incremented. The
Calcium leakage time constant is configurable and depends on
the neuron time reference events provided externally through
specific AER events. The Calcium variable of a neuron thus
represents an image of its firing activity.
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Fig. 6. Three-stage architecture of the proposed time-multiplexed phenomenological digital neuron update logic, extended from [51]. Letters inside the
different combinational logic blocks indicate the Izhikevich behaviors that are phenomenologically generated, following the numbering convention provided
in Fig. 10. A sample behavior illustration is also provided for each combinational logic block to illustrate their functionality on a practical case, as outlined
in blue in the behavior illustrations. The different blocks interacting with the neuron update logic are shown in Fig. 2.
The three-stage architecture of the proposed phenomeno-
logical neuron is shown in Fig. 6, it is the time-multiplexed
and Calcium-extended version of the standalone neuron we
previously proposed in [51]. The characteristics and behav-
iors of each neuron are independently controlled with a 70-
bit param_config parameter array stored in the neuron
memory, next to the 55-bit neuron state. Each neuron of
ODIN thus requires 126 parameter and state bits, including
one bit to select between LIF and phenomenological neuron
models. These parameters and the initial state of all neurons
are preloaded during the initial SPI configuration of ODIN.
The time constants of the neuronal dynamics range from
biological- to accelerated-time depending on the frequency of
external time reference events. The neuron is entirely event-
driven, the state is updated only upon reception of synaptic
or time reference events, no mathematical equation needs to
be solved at each integration timestep. While piecewise linear
approximations have also been proposed to save the overhead
of coupled non-linear mathematical equation solvers (e.g.,
[52], [53]), they still require to update all neuron states after
each integration timestep, which induces high computational
overhead, especially at accelerated time constants. Therefore,
the proposed neuron model implements the behaviors and
main functionalities of the Izhikevich neuron model at low
area and computational cost, not its detailed dynamics.
The input stage can be assimilated to dendrites. The effec-
tive fan-in of the neuron is controlled by an 11-bit accumulator
with configurable depth. When an input event occurs, the
controller asserts the spk_pre signal while the 3-bit synaptic
weight value associated to the pre-synaptic neuron is retrieved
from the synapse memory (Fig. 2). The sign of the contribution
is contained in the syn_sign signal depending on the pre-
synaptic neuron address: each source neuron address can be
defined as excitatory or inhibitory in the global parameters of
ODIN, which allows easy implementations of neuromorphic
computational primitives with shared or global inhibitory
neurons, such as winner-take-all (WTA) networks [54]. When
a time reference time_ref event occurs, leakage with con-
figurable strength is applied to the input accumulator.
The neuron core can be assimilated to the soma. Following
the spike or pulse model assumption for cortical neurons,
information lies in spike timings, not in spike shapes [55].
Therefore, only subthreshold dynamics are modeled in the neu-
ron core in order to dedicate resolution bits to the informative
part of the neuron membrane potential. Subthreshold dynamics
are driven by four blocks that capture the functionalities
necessary to phenomenologically describe the 20 Izhikevich
behaviors, as indicated in Fig. 6 by letters corresponding
to the behavior numbering of Fig. 10. These blocks are
stimulated by accumulated synaptic events resulting from
positive and negative overflows of the input stage accumu-
lator, while all time-dependent computations are triggered by
time reference events. The first block computes the strength
and duration of the ongoing input stimulation to assess if
specific stimulation sequences are matched, which captures
phasic, mixed, class 2, rebound, bistability, accommodation
and inhibition-induced behaviors. The second block allows the
neuron firing threshold to depend on the input stimulation
or on the output firing patterns, which captures threshold
variability and spike frequency adaptation behaviors. The
third block of time window generation allows delaying some
neuron operations like firing and membrane potential resetting,
which captures spike latency and depolarizing after-potential
behaviors. Beyond emulating axonal delays with the spike
latency behavior, refractory delays are also implemented with
a configurable refractory period. The fourth block allows
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Fig. 7. Scheduler architecture and contents of event packets sent by spiking
neurons. Handling bursts issued by the Izhikevich behaviors requires the use
of rotating FIFOs in order to reproduce the inter-spike interval (ISI) value that
is specified in the incoming burst packet. Orange spikes illustrate a 3-spike
1-timestep-ISI burst example being stored in the scheduler rotating FIFOs,
where grayed-out stages represent previously-filled spike events waiting to be
processed by the controller.
rotating the sign of the subthreshold membrane potential in
order to capture the subthreshold oscillation and resonator
behaviors. The activation, extent and effects of all four blocks
used in phenomenological modeling are configured using the
neuron parameters in param_config.
Finally, the output stage can be assimilated to the axon.
When firing conditions are met in the neuron core, the output
stage generates a neuron output event packet packet_out
containing the number of spikes and inter-spike interval (ISI)
to be generated, following parameters in param_config.
As the neuron state is updated only after input events and as
bursts usually have an ISI shorter than neuron time reference
events (Fig. 10), the neuron alone is not able to update itself in
order to generate bursts. Therefore, neuron event packets are
sent to the scheduler of ODIN (Section II-C) which arbitrates
the generation of spikes and bursts from all neurons. When
a neuron emits a burst event, its membrane potential is reset
and then locked down until the scheduler signals the end of
burst generation using the burst_end signal.
C. Scheduler
The scheduler is shown in Fig. 7 and can be assimilated to
a priority-based ordered FIFO [56]. Its purpose is to handle
spiking and bursting events from all neurons and to arbitrate
between external and internally-generated neuron events. Spik-
ing and bursting neurons of ODIN send 14-bit event packets
to the scheduler. The packets contain the 8-bit address of the
source neuron, a 3-bit field indicating the number of spikes
to be generated minus one and a 3-bit field quantifying the
ISI. The two latter parameters are zero in the case of single-
spike events. All single-spike events are stored in a FIFO of
32× 8-bit stages, where each stage stores the address of the
source spiking neuron. In the global priority-based ordered
FIFO structure of the scheduler, this single-spike FIFO always
has the highest priority: all single-spike events are handled as
soon as they are available.
All multi-spike events (i.e. burst events) are separated by
the burst packet decoder into multiple single-spike events
and split among rotating 4-stage FIFOs, corresponding to
successive timesteps. All FIFOs are assigned a priority token
inspired from the FIFO priority queue architecture proposed
in [56]. In order to generate the ISI of the different bursts,
the scheduler generates its own timestep locally in the burst
ISI counter, which is configurable to range from biological to
accelerated time constants. As soon as one timestep is elapsed,
the priorities of all 4-stage FIFOs are rotated. As neuron event
packets can encode bursts of up to 8 spikes with an ISI of up
to 7 timesteps, a total of (7×8)+1=57 rotating 4-stage FIFOs
are necessary to encode all priorities, which are denoted in
Fig. 7 by reference to the burst ISI timestep t, where the
highest-priority current timestep is t + 0. To illustrate the
scheduler operation, we show in Fig. 7 an input neuron event
packet describing a 3-spike 1-timestep-ISI burst as an example.
Three single-spike events will be generated by the burst packet
decoder toward FIFOs associated with local ISI timesteps +0,
+2 and +4. The FIFO stages have a 9-bit width, they contain
the 8-bit address of the source spiking neuron with one bit
marking the last spike of the burst, currently stored in the
timestep +4 FIFO. The spike at timestep +0 will be processed
immediately by the controller. After two timestep ticks of the
ISI counter and two rotations of FIFO priorities, the second
spike of the burst gets to timestep +0 and is processed by the
controller. After two other ISI counter ticks, the last spike of
the burst is retrieved by the controller: as one bit indicates that
this spike ends a burst, the scheduler unlocks state updates of
the associated source neuron (Section II-B).
III. SPECIFICATIONS, MEASUREMENTS AND
BENCHMARKING RESULTS
The ODIN neuromorphic processor was fabricated in
ST Microelectronics 28-nm fully-depleted silicon-on-insulator
(FDSOI) CMOS process, with a mix of 8-track LVT libraries
with upsized gate length in order to reduce leakage (poly-
biasing technique by 4nm and 16nm). ODIN is implemented
following a standard fully-synthesizable synchronous digital
implementation flow. Fig. 8a shows the chip microphotograph.
ODIN occupies an area of only 320µm×270µm post-shrink,
the remaining chip area is used by unrelated blocks. Fig. 8a
also shows a zoom on the floorplan view, highlighting that
the synapse and neuron single-port foundry SRAMs occupy
50% and 15% of the area, respectively. These numbers directly
provide the area occupied by the 64k synapses and 256
neurons of ODIN as the associated combinational update
logic area is negligible compared to the SRAM sizes. The
scheduler, controller, neuron and synapse update logic, SPI
and AER buses are implemented with digital standard cells in
the remaining area of the floorplan, 80% of which is occupied
by the scheduler. All measurement results presented in this
section were accurately predicted by a Python-based simu-
lator we developed for ODIN: one-to-one hardware/software
correspondence is thus ensured.
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Fig. 8. (a) Chip microphotograph with zoom on floorplan view. Chip area
outside the 320µm×270µm of the ODIN neuromorphic processor is occupied
by unrelated blocks. (b) Specifications and measurements. Pleak, Pidle and
ESOP are parameters of the ODIN power consumption model in Eq. (2).
A. Chip specifications and measurements
Specifications of the 64k-synapse 256-neuron ODIN spiking
neuromorphic processor are summarized in Fig. 8b. It embeds
SDSP-based online learning with each synapse consisting of a
3-bit weight and one bit of mapping table, while phenomeno-
logical neurons are able to exhibit all 20 Izhikevich behaviors
from biological to accelerated time constants. A total of 9
ODIN chips were available for tests, the power and energy
measurements reported in Fig. 8b are average values across
ODIN test chips and have been acquired at a temperature
of 24◦C. ODIN remains fully functional while scaling the
supply voltage down to 0.55V, where the maximum operating
frequency of the chip is 75MHz, against 100MHz at the
nominal supply voltage of 0.8V. The different contributions to
the power consumption P of ODIN are summarized in Eq. (2):
P = Pleak + Pidle × fclk + ESOP × rSOP, (2)
where Pleak is the leakage power without clock activity and
Pleak +Pidle×fclk is the power consumption of ODIN without
any activity in the network when a clock of frequency fclk
is connected. ESOP is the energy paid for each SOP, which
includes the contributions of reading and updating the synaptic
weight according to the SDSP learning rule, reading and
updating the associated neuron state, as well as the controller
and scheduler overheads. Finally, rSOP is the average SOP
processing rate, the maximum SOP rate ODIN can handle
is equal to fclk/2 as each SOP takes two clock cycles to
complete (Fig. 3).
At 0.55V, Pleak is 27.3µW and Pidle is 1.78µW/MHz. In
order to determine ESOP, we saturate the scheduler with neuron
spike event requests, each consisting in 256 SOPs (Section II),
so that the achieved SOP rate rSOP is at its maximum with one
SOP processed every two clock cycles. By measuring the chip
power consumption and subtracting leakage and idle power,
we obtain an energy per SOP ESOP of 8.43pJ.
Another commonly-employed definition for the energy per
SOP can be found in Eq. (3), where the whole chip power
consumption P is divided by the SOP rate rSOP, without
subtracting contributions from leakage and idle power (see
Section IV and Table I for an energy per SOP summary
across state-of-the-art neuromorphic chips). In order to avoid
confusion in the subsequent text, we will denote ESOP as the
incremental energy per SOP and Etot,SOP as the global energy
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Fig. 9. Energy breakdown of the global SOP energy Etot,SOP at 0.55V,
illustrating the contributions from the incremental SOP energy ESOP, leakage
energy and idle energy for different choices of rSOP and fclk. The energy
efficiency of ODIN is the highest in accelerated time as it approaches the
incremental energy ESOP.
per SOP. The former is appropriate for the definition of the
power model in Eq. (2) and is useful to accurately predict
the power consumption of ODIN based on its activity and
clock frequency, while the latter is more application-driven
and representative of the real energy per SOP performance.
Etot,SOP = P/rSOP (3)
At a clock frequency of 75MHz, the maximum rSOP is equal
to 37.5MSOP/s and the measured power consumption P of
ODIN is 477µW at 0.55V. At this accelerated-time rate and
maximum rSOP, the global energy per SOP Etot,SOP is equal to
12.7pJ, which is dominated by dynamic power as the influence
of leakage is negligible (6% of the total power) and the idle
power accounts for 28% of the total power. In order to estimate
Etot,SOP when ODIN operates at a biological time constant, an
order of magnitude can be found by assuming that all 256
neurons of ODIN spike at a rate of 10Hz. Each neuron event
leading to 256 SOPs, the corresponding SOP rate rSOP is equal
to 650kSOP/s, a clock frequency of at least 1.3MHz is thus
sufficient to operate ODIN at a biological time constant. In this
biological-time regime, the measured power consumption P of
ODIN is 35µW at 0.55V. Therefore, the global energy per SOP
Etot,SOP at biological time is equal to 54pJ, which is dominated
by leakage (78% of the total power). These results highlight
that ODIN achieves a better efficiency in accelerated-time
operation thanks to leakage amortization over more SOPs per
second, as shown in Fig. 9. In this regime, Etot,SOP approaches
the incremental SOP energy ESOP. In order to minimize the
power consumption, the clock frequency of ODIN needs to be
set according to the target application, taking into account the
expected network activity and the required temporal resolution,
which vanishes when rSOP approaches its maximum value of
fclk/2. The power model of Eq. (2) allows evaluating this
tradeoff by computing the optimal operating point of ODIN
and the resulting power consumption. As the power model
of Eq. (2) was derived at a room temperature of 24◦C and
0.55V, care should be taken with the operating conditions
of ODIN in the target application (e.g., the contribution of
leakage increases in high-temperature operating conditions).
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Fig. 10. Silicon validation of the 20 Izhikevich behaviors with biological time constant in ODIN. Scale references of 20ms are provided next to each of the
20 behaviors and closely match those of the original Izhikevich behaviors figure in [14].
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Fig. 11. Silicon validation of stochastic synaptic selection mechanism of the SDSP learning rule. Left: no realization of a long-term potentiation (LTP). Right:
realization of an LTP after 200ms. All stimuli have been applied to a neuron in LIF configuration and generated with identical Poisson-distributed statistics:
the pre-synaptic neuron fires at a rate of 70Hz, while the post-synaptic neuron fires at a rate of 40Hz. Bistability time reference events are shown in dotted
orange lines at a frequency of 20Hz next to the pre-synaptic spikes. The bistability threshold at half the synaptic weight dynamic represents the value above
(resp. below) which the synaptic weight increments (resp. decrements) to a high (resp. low) state upon bistability events. The SDSP conditions for weight
increment and decrement from the post-synaptic neuron (up and down signals in Fig. 5) are shown next to the Calcium variable with red and blue areas,
respectively. Non-colored areas of the Calcium variable are associated with stop-learning conditions.
B. Neuron and synapse characterization
Fig. 10 provides a silicon validation of the 20 Izhikevich
behaviors in the phenomenological neuron model implemented
in ODIN. Output spike patterns, subthreshold membrane po-
tential dynamics, external input spike events and time refer-
ence events are shown at biological time constant. The time
constants of the different behaviors, indicated by a 20ms scale
reference next to each behavior, accurately match those of the
original Izhikevich figure of the 20 behaviors in [14].
A silicon validation of the SDSP online learning mechanism
is shown in Fig. 11. The neuron is stimulated with pre-
synaptic input spikes following a Poisson distribution with a
70-Hz average rate. Neuron output spikes follow a Poisson
distribution with a 40-Hz average rate. Two different learn-
ing realizations follow from stimuli generated with identical
statistics, illustrating the data-induced learning stochasticity
and random-selection mechanism of SDSP. Indeed, on the
left, no long-term potentiation (LTP) occurs, while on the
right an LTP transition occurs after 200ms. In the case of
supervised learning, careful sizing of teacher signals and input
statistics allow controlling this probability at which a neuron
will potentiate or depress the synapses in its dendritic tree [33].
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Fig. 12. Benchmark for testing accuracy on image classification: pre-processing steps of the MNIST dataset of handwritten digits and the two considered
setups for training the weights of a LIF-based 10-neuron spiking neural network implemented in the ODIN chip. (a) Off-chip offline weight training is carried
out with quantization-aware stochastic gradient descent on a 10-neuron single-layer artificial neural network (ANN) with softmax units, implemented using
Keras with a TensorFlow backend. The chosen optimizer and loss function are Adam with categorical cross-entropy. (b) On-chip online teacher-based weight
training with the local SDSP learning rule.
C. Comparison of online SDSP- and offline gradient-based
supervised learning for spiking neural networks in ODIN
As a mapping table bit enables or disables online learning
locally in each synapse (Section II-A), the weights of a spiking
neural network in ODIN can be learned either offline and off-
chip (e.g., with gradient-descent-based algorithms) or online
and on-chip with a low-cost implementation of SDSP that acts
locally in the synapses. In order to identify the approach that is
suitable for a given application, we compare these two learning
strategies and highlight the associated tradeoffs. Given the
limited hardware resources of ODIN, we chose the MNIST
dataset of handwritten digits [41] as a support to discuss and
quantify the comparison results on simple SNN topologies, the
objective is therefore not to solve the MNIST problem with a
record accuracy (already achieved with error rates as low as
0.2%, see [41] for a review).
The setup is presented in Fig. 12. The pre-processing steps
applied to the MNIST dataset are downsampling 28×28-pixel
images to a 16×16 format in order to match the number
of synapses per neuron available in ODIN as each pixel is
mapped to an input synapse of each neuron, together with
deskewing and soft thresholding, which are common opera-
tions for small networks [41]. In order to provide these images
to an SNN in ODIN, one further step of converting pixel
values to spikes is necessary: rate-based Poisson-distributed
spike trains are used during the SDSP-based learning phase,
other spike coding schemes can be explored for inference.
Given that the downsampled 256-pixel MNIST images use all
the 256 available neuron spike event addresses (Section II),
we chose to use a single-layer fully-connected network of 10
LIF neurons, one for each class of digit.
Fig. 12a shows the setup for offline off-chip training. As
the synaptic weights of ODIN have a 3-bit resolution, offline
training is carried out with quantization-aware stochastic gra-
dient descent (SGD) following [57], as implemented in [58]
using Keras with a TensorFlow backend. The chosen optimizer
is Adam, which optimizes the weights by minimizing the
categorical cross-entropy loss function during several epochs,
each epoch consisting in one presentation of all labeled images
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Stop 
learning 
region
Stop 
learning 
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Synapses 
depress
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P
Fig. 13. Probability of synaptic weight increment and decrement as a
function of the post-synaptic neuron firing frequency. The scale of post-
synaptic neuron firing frequencies can range from biological time (Hz) to
accelerated time (kHz) if the neuron time reference events (Section II) are
scaled accordingly. The teacher signal sets the minimum firing activity of the
neuron, while red- and blue-shaded regions represent the contribution of input
spike trains activity to the output neuron firing frequency.
in the training set. The weights resulting from offline gradient-
based optimization can then be uploaded directly to the LIF
spiking neural network in ODIN, by simply converting the
weights from a [−4,3] range as retrieved from Keras to a
[0,7] range compatible with the ODIN SNN. Care should
also be taken with the activation functions: softmax units
were used during offline training, while the LIF neurons
in the ODIN SNN behave as ReLU units in the frequency
domain [59]. This switch from softmax to ReLU is without
consequences as, during inference, the most active neuron
will be the same in both cases, except if the softmax units
receive a negative sum of inputs [59]. We verified that both
the weight range conversion and the shift from softmax units
to LIF neurons only incur a negligible accuracy drop compared
to the theoretical accuracy predicted for the offline-trained
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Fig. 14. Synaptic weights retrieved after on-chip supervised online learning
of MNIST digits in ODIN with 6k training samples, leading to an accuracy
of up to 85% (rate code) or 84.5% (rank order code) on the full 10k-sample
test set. On-chip results correspond one-to-one with the simulator results.
ANN in Keras. However, while a direct weight upload is
a valid approach for the simple single-layer structure used
in this case, a specific weight conversion is necessary when
resorting to more complex network topologies (e.g., multi-
layer networks or convolutional neural networks), which can
be carried out through dedicated ANN-to-SNN toolboxes, such
as [59] or [60].
Fig. 12b shows the setup for on-chip online training with
the embedded SDSP learning rule. Supervised learning with
SDSP requires a teacher signal. During the training phase, the
teacher signal is used to drive the neuron corresponding to
the class of the currently applied digit to a high firing activity
while non-target neurons are driven to low firing activities,
which in turn defines the value of the neuron Calcium variable.
Fig. 13 shows how to properly set the target and non-target
teacher signals with regard to the synaptic weight increment
and decrement probabilities of the SDSP learning rule, which
result from Eq. (1). When MNIST characters are learned
(i.e. active synapses of the target neuron have potentiated),
the Calcium variable crosses the stop-learning thresholds due
to increased output neuron firing activity, thus preventing
overfitting. During inference, no teacher signal is applied and
online learning is disabled.
The maximum attainable accuracy of the 10-neuron 3-bit-
weight SNN trained online with SDSP saturates at 85% for
training set sizes equal or higher than 6k samples, which
corresponds to the synaptic weights retrieved from ODIN after
on-chip online learning shown in Fig. 14. The 6k training
samples were presented only once to the network, increasing
the training set size or the number of presentations does
not further improve the performance of the final classifier.
At 0.55V, ODIN consumes 105nJ/sample during the learning
phase relying on the SDSP-based supervised learning setup
described previously, which includes contributions from both
the teacher signal (95nJ) and the input character (10nJ). A
higher accuracy of 91.9% can be reached in ODIN using
offline SGD-based training using all the 60k MNIST training
samples with 100 epochs (the theoretical accuracy obtained in
Keras, before the weight upload to ODIN, was 92.5%).
During the inference phase, different coding schemes can
be explored for the weights learned either online with SDSP
or offline with SGD, resulting in different tradeoffs between
accuracy and energy per inference, as shown in Fig. 15. On the
one hand, the rate code is a standard spike coding approach in
which pixel values are encoded into spike rates [47], the output
neuron that spikes the most defines the inferred class. In this
Energy/inference [nJ]
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Fig. 15. Accuracy vs. energy per inference tradeoff for the rank order code
and the rate code on the MNIST dataset. For the rate code, this tradeoff
depends on the character presentation time: the longer the presentation, the
higher the accumulated statistics and the consumed energy. For the rank
order code, the character presentation is stopped as soon as the decision is
made by a single output spike, leading to an efficient spike use. Results are
provided for the ODIN chip using either weights learned off-chip offline with
stochastic gradient descent (SGD) or weights learned on-chip online with
SDSP, following the setup from Fig. 12.
case, ODIN consumes 404nJ/inference after on-chip learning
with 85% accuracy and 451 nJ/inference after off-chip learning
with 91.9% accuracy. Input characters must be presented for
a much longer time than during the on-chip learning phase
in order to discriminate characters, sufficient statistics need to
be accumulated in the output neurons. The rate code is thus
inefficient in its spike use. On the other hand, the rank order
code gives a promising approach for a low-power spike coding
alternative that is easy to use with LIF neurons [47]. In the
rank order code, each character is provided to the ODIN SNN
as a sequence of successive spikes where no relative timing
is involved, each pixel spikes once and all pixels are arranged
in order of decreasing value in the sequence. The sequence is
then presented repeatedly to the ODIN SNN until one output
neuron spikes, this first-spiking neuron defines the inferred
class. In this case, ODIN consumes only 15nJ/inference for
84.5% accuracy after on-chip learning (resp. 91.4% accuracy
after off-chip learning), which demonstrates a high efficiency
(e.g., see [61] for a review of energy per classification of
previously-proposed ANNs, CNNs and SNNs on the original
28×28 MNIST dataset). To the best of our knowledge, this
is the first time MNIST classification is demonstrated with
on-chip SDSP-based learning. Therefore, Fig. 15 highlights
that, on the one hand, the SDSP learning rule allows to carry
out spiking neural network training on-chip and on-line with
low hardware resources at the cost of a limited accuracy
degradation. It corresponds to applications that are constrained
in power and resources both during the training phase and the
inference phase and where data is presented on-the-fly to the
classifier (Section I). On the other hand, resorting to the use
of an off-chip learning engine is the optimum approach for
applications that are not power- or resource-constrained during
the training phase: it allows reaching a higher accuracy while
keeping power efficiency during the inference phase.
FRENKEL et al.: A 0.086-mm2 12.7-pJ/SOP 64k-SYNAPSE 256-NEURON ONLINE-LEARNING DIGITAL SPIKING NEUROMORPHIC PROCESSOR 11
TABLE I
CHIP CHARACTERISTICS AND MEASURED PERFORMANCES COMPARED WITH THE STATE OF THE ART OF SPIKING NEUROMORPHIC CIRCUITS.
Author Schemmel [25] Benjamin [63] Qiao [23] Moradi [24] Park [64] Mayr [27] Painkras [16] Seo [28] Kim [29] Akopyan [30] Davies [31] Frenkel
Publication ISCAS, 2010 PIEEE, 2014 Front. NS, 2015 TBioCAS, 2017 BioCAS, 2014 TBCAS, 2016 JSSC, 2013 CICC, 2011 VLSI-C, 2015 TCAD, 2015 IEEE Micro, 2018 This work
Chip name HICANN NeuroGrid ROLLS DYNAPs IFAT - SpiNNaker - - TrueNorth Loihi ODIN
Implementation Mixed-signal Mixed-signal Mixed-signal Mixed-signal Mixed-signal Mixed-signal Digital Digital Digital Digital Digital Digital
Technology 0.18µm 0.18µm 0.18µm 0.18µm 90nm 28nm 0.13µm 45nm SOI 65nm 28nm 14nm FinFET 28nm FDSOI
Neurosynaptic core area [mm2] 26.3 168 51.4 7.5 0.31 0.36 3.75 0.8 0.32 0.095 0.4 0.086
# Izhikevich behaviors† (20) N/A (20) (20) 3 3 Programmable 3 3 11 (3 neur: 20) (6) 20
# neurons per core 512 64k 256 256 2k 64 max. 1000◦ 256 64 256 max. 1024 256
Synaptic weight storage 4-bit (SRAM) Off-chip Capacitor 12-bit (CAM) Off-chip 4-bit (SRAM) Off-chip 1-bit (SRAM) 4-,5-,14-bit (SRAM) 1-bit (SRAM) 1- to 9-bit (SRAM) (3+1)-bit (SRAM)
Embedded online learning STDP No SDSP No No SDSP Programmable Prob. STDP Stoch. grad. desc. No Programmable SDSP
# synapses per core 112k - 128k 16k - 8k - 64k 21k 64k 1M to 114k (1-9 bits) 64k
Time constant Accelerated Biological Biological Biological Biological Bio. to accel. Bio. to accel. Biological N/A Biological N/A Bio. to accel.
Neuron core density [neur/mm2]∗ 19.5 390 5 34 6.5k 178 max. 267◦ 320 200 2.6k max. 2.6k 3.0k
Synapse core density [syn/mm2]∗ 4.3k - 2.5k 2.1k - 22.2k - 80k 66k 673k 2.5M to 285k 741k
Supply voltage 1.8V 3.0V 1.8V 1.3V-1.8V 1.2V 0.75V, 1.0V 1.2V 0.53V-1.0V 0.45V-1.0V 0.7V-1.05V 0.5V-1.25V 0.55V-1.0V
Energy per SOP‡ N/A (941pJ)N >77fJM 134fJM/30pJN (1.3V) 22pJN >850pJN >11.3nJM/26.6nJN N/A N/A 26pJN (0.775V) >23.6pJM (0.75V) 8.4pJM/12.7pJN (0.55V)
† By its similarity with the Izhikevich neuron model, the AdExp neuron model is believed to reach the 20 Izhikevich behaviors, but it has not been demonstrated in HICANN, ROLLS and DYNAPs. The neuron model of
TrueNorth can reach 11 behaviors per neuron and 20 by combining three neurons together. The neuron model of Loihi is based on an LIF model to which threshold adaptation is added: the neuron should therefore reach
up to 6 Izhikevich behaviors, although it has not been demonstrated.
◦ Experiment 1 reported in Table III from [16], is considered as a best-case neuron density: 1000 simple LIF neuron models are implemented per core, each firing at a low frequency.
∗ Neuron (resp. synapse) core densities are computed by dividing the number of neurons (resp. synapses) per neurosynaptic core by the neurosynaptic core area. Regarding the synapse core density, NeuroGrid, IFAT and
SpiNNaker use an off-chip memory to store synaptic data. As the synapse core density cannot be extracted when off-chip resources are involved, no synapse core density values are reported for these chips.
‡ The synaptic operation energy measurements reported for the different chips do not follow a standardized measurement process and are provided only for reference. There are two main categories for energy measurements
in neuromorphic chips. On the one hand, incremental values (denoted with M) describe the amount of energy paid per each additional SOP computation, they are measured by subtracting the leakage and idle power
consumption of the chip, as in Eq. (2), although the exact power contributions taken into account in the SOP energy vary across chips. On the other hand, global values (denoted with N) are obtained by dividing the total
chip power consumption by the SOP rate, as in Eq. (3). The conditions under which all of these measurements have been done can be found hereafter. For NeuroGrid, a SOP energy of 941pJ is reported for a network of 16
Neurocore chips (1M neurons, 8B synapses, 413k spikes/s): it is a board-level measurement, no chip-level measurement is provided [63]. For ROLLS, the measured SOP energy of 77fJ is reported in [65], it accounts for
a point-to-point synaptic input event and includes the contribution of weight adaptation and digital-to-analog conversion, it represents a lower bound as it does not account for synaptic event broadcasting. For DYNAPs,
the measured SOP energy of 134fJ at 1.3V is also reported in [65] while the global SOP energy of 30pJ can be estimated from [24] using the measured 800-µW power consumption with all 1k neurons spiking at 100Hz
with 25% connectivity (26.2MSOP/s), excluding the synaptic input currents. For IFAT, the SOP energy of 22pJ is extracted by measuring the chip power consumption when operated at the peak rate of 73M synaptic
events/s [64]. In the chip of Mayr et al., the SOP energy of 850pJ represents a lower bound extracted from the chip power consumption, estimated by considering the synaptic weights at half their dynamic at maximum
operating frequency [27]. For SpiNNaker, an incremental SOP energy of 11.3nJ is measured in [66], a global SOP energy of 26.6nJ at the maximum SOP rate of 16.56MSOP/s can be estimated by taking into account
the leakage and idle power; both values represent a lower bound as the energy cost of neuron updates is not included. In the chip of Kim et al., an energy per pixel of 5.7pJ at 0.45V is provided from a chip-level power
measurement during inference (i.e. excluding the learning co-processor), but no information is provided on how to relate this number to the energy per SOP. For TrueNorth, the measured SOP energy of 26pJ at 0.775V is
reported in [67], it is extracted by measuring the chip power consumption when all neurons fire at 20Hz with 128 active synapses. For Loihi, a minimum SOP energy of 23.6pJ at 0.75V is extracted from pre-silicon SDF
and SPICE simulations, in accordance with early post-silicon characterization [31]; it represents a lower bound as it includes only the contribution of the synaptic operation, without taking into account the cost of neuron
update and learning engine update. For ODIN, the detailed measurement process is described in Section III-A.
Finally, given more neuron resources (e.g., by connecting
several ODIN chips together), a higher accuracy on MNIST
could be attained with more complex network topologies. In
the case of online SDSP-based learning, two-layer reservoirs
and unsupervised WTA-based networks are interesting topolo-
gies. Both of these network topologies have been recently
studied for subthreshold analog implementations of SDSP
(e.g., see [9] and [62], respectively), we intend to explore
them in future work. If high accuracy is needed through global
gradient-based optimization with deep multi-layer networks,
the weights from an offline-learned ANN topology can be
mapped to an SNN in ODIN using dedicated ANN-to-SNN
toolboxes (e.g., [59] or [60]). As the synaptic weights of ODIN
can be individually configured to be static or plastic, hybrid
networks with SDSP-based plastic and pre-trained static layers
can also be investigated, so that a basic learning architecture
can be adapted online to the environment.
IV. DISCUSSION
A performance and specification summary of state-of-the-
art neuromorphic chips is provided in Table I. Mixed-signal
designs with core analog neuron and synapse computation
and high-speed digital periphery are grouped on the left [23]–
[25], [27], [63], [64], digital designs are grouped together with
ODIN on the right [16], [28]–[31]. Toward efficient spiking
neuromorphic experimentation platforms, the key figures of
merit are neuron versatility (i.e. Izhikevich behavior reper-
toire), synaptic plasticity, density and energy per SOP.
Several chips in Table I embed specific routing schemes
to allow for large-scale integration of interconnected chips, it
is the case for HICANN, NeuroGrid, DYNAPs, SpiNNaker,
TrueNorth and Loihi, while a hierarchical routing AER topol-
ogy has been proposed recently for IFAT in [68]. In order to
carry out fair comparisons, when these chips are composed
of several neurosynaptic cores, we reported in Table I the
density data associated to a single neurosynaptic core. The
other chips compared in Table I, including ODIN, consist
of a single neurosynaptic core. Large-scale interconnection
can be achieved using the standard input and output AER
interfaces, but this connection scheme requires an external
routing table in order to define the inter-chip connectivity. The
scope of ODIN lies in the design of a power- and area-efficient
neurosynaptic core, we expect in future work to explore
hierarchical event routing infrastructures in order to move the
ODIN neurosynaptic core to efficient large-scale integration.
Among all SNNs, the 28nm IBM TrueNorth chip [30] previ-
ously had the best neuron and synapse densities, well beyond
those of all mixed-signal approaches proposed to date. Com-
pared to ODIN, its neurosynaptic cores have identical numbers
of neurons and synapses and both chips are in 28nm CMOS
technology, which allows direct comparison. While TrueNorth
does not embed synaptic plasticity, we show with ODIN that
it is possible to quadruple the number of bits per synapse
and to add online learning while slightly reducing the overall
area, thus improving overall neuron and synapse densities.
The 14nm Intel Loihi chip has recently been proposed [31]
and embeds a configurable spike-timing-based learning rule.
Loihi is also an experimentation platform and has specific fea-
tures. While the neuron Calcium variable in ODIN corresponds
to an SDSP eligibility trace with configurable time constant
through Calcium leakage, Loihi offers several types of eligibil-
ity traces (e.g., multiple spike traces and reward traces) with
extended configurability in the context of its programmable
learning rule. Its axonal and refractory delays, stochasticity
and threshold adaptation for homeostasis can be captured in
ODIN by the stochastic transitions of SDSP (Fig. 11) and by
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refractory, spike latency and threshold variability behaviors of
the phenomenological Izhikevich neuron. Loihi also allows for
dendritic tree computation with multi-compartment neurons,
while ODIN further extends the behavior repertoire. Loihi has
configurable synaptic fan-in/resolution tradeoff, but despite the
fact that Loihi is implemented in a more advanced 14-nm
FinFET technology node, Table I shows that ODIN compares
favorably to Loihi in neuron core density (i.e. 3k neurons/mm2
for ODIN, max. 2.6k for Loihi) and synapse core density
(i.e. 741k synapses/mm2 for ODIN, 625k for Loihi with 4-
bit synapses).
Regarding power consumption, as indicated in Table I, the
SOP energies reported in the state of the art are provided
for reference and should not be compared directly due to
non-standardized measurement processes across the different
chips. However, it allows to extract orders of magnitude. The
flexibility-power tradeoff of the SpiNNaker software approach
appears clearly: high programmability for both neuron and
synapse models leads to a global energy per SOP of 26.6nJ.
The next SpiNNaker generation might improve this tradeoff
through advanced power reduction techniques and dedicated
hardware accelerators (e.g., [69], [70]). For ODIN, supply
voltage scaling down to 0.55V in 28nm FDSOI CMOS results
in a minimum global energy per SOP of 12.7pJ at the
maximum SOP rate. Table I also shows that the hundred-fJ
incremental energy of subthreshold analog designs make them
appear as particularly energy-efficient given that they exclude
contributions of leakage, idle power and network operation.
However, when taking these elements into account, the high
ratio between global and incremental energies per SOP of
DYNAPs shows that these designs do not scale efficiently.
V. CONCLUSION
In this work, we demonstrated ODIN, a digital spiking
neuromorphic processor implemented in 28nm FDSOI CMOS
technology. It embeds 256 neurons and 64k synapses in an
area of only 0.086mm2 and emulates each of the 20 Izhikevich
behaviors. The SDSP learning rule with overfitting-prevention
mechanism is embedded in all synapses at high density with
0.68µm2 per 4-bit synapse with embedded online learning.
ODIN has the highest neuron and synapse densities among
all mixed-signal and digital SNNs proposed to date, while
exhibiting a global energy per SOP down to 12.7pJ. Using
a single-layer spiking neural network on ODIN, we show
that SDSP-based on-chip online learning allows training ap-
proximate classifiers on the MNIST classification task, which
is tailored to applications that are constrained in power and
resources during the training phase. Offline learning allows
reaching a higher accuracy if the target application does
not have stringent power or resource constraints during the
learning phase. Both the online and offline training approaches
leverage the energy efficiency of ODIN with only 15nJ per
classification during the inference phase, with accuracies of
84.5% and 91.4% respectively.
These results demonstrate that a deeply-scaled digital ap-
proach can be leveraged for high-density and low-power
spiking neural network implementation.
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